(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 6 November 2003 (06.11.2003)

PCT

(10) International Publication Number WO 03/092201 A2

(51) International Patent Classification7:

H04L

- (21) International Application Number: I
- PCT/IB03/01605
- (22) International Filing Date:
- 15 April 2003 (15.04.2003)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

02291027.7

23 April 2002 (23.04.2002) EF

- (71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): MODRIE, David [BE/FR]; 156, boulevard Haussmann, F-75008 Paris (FR). COENE, Willem [BE/FR]; 156, boulevard Haussmann, F-75008 Paris (FR).
- (74) Agent: OUDHEUSDEN-PERSET, Laure; Société Civile SPID, 156, boulevard Haussmann, F-75008 Paris (FR).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

 without international search report and to be republished upon receipt of that report

[Continued on next page]

(54) Title: INTERFERENCE-FREE LMS-BASED ADAPTIVE ASYNCHRONOUS RECEIVER



(57) Abstract: The invention relates to an interference-free LMS-based asynchronous receiver for digital transmission and recording systems. The receiver, having an asynchronously placed LMS-based adaptive equalizer, has 2 control loops: a timing recovery loop (by means of, for instance a PLL (Phase locked loop) and an equalizer's adaptation loop. Interference between the two loops is avoided by deriving a condition the equalizer should fulfill to avoid the interference between the two loops, which implies "orthogonal control functionality" and by combining the condition with the equalizer's adaptation loop. The equalizer shall adapt so that the condition is always true.



VO 03/092201 A



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Interference-free LMS-based adaptive asynchronous receiver

FIELD OF THE INVENTION

The invention generally relates to digital transmission and recording systems. In particular, it relates to a receiver for delivering a data sequence a_k at a data rate 1/T from a received sequence r_n sampled at a clock rate 1/Ts, asynchronous to the data rate 1/T.

The invention also relates to a digital system comprising a transmitter for transmitting a digital sequence via a channel and a receiver for extracting said digital sequence from said channel, wherein said receiver is a receiver as described above.

The invention further relates to an equalizer adaptation method for said receiver. It finally relates to a computer program product for such a receiver and to a signal for carrying said computer program.

The invention applies to a wide variety of asynchronous receivers for use in digital transmission and recording systems. It is particularly advantageous in high density / capacity optical disc systems such as the Blu-ray Disc system (BD).

15 BACKGROUND ART

5

10

20

25

US patent n° 5 999 355 describes an asynchronous receiver such as the one mentioned in the opening paragraph. In accordance with the cited patent, the equalizer is a tapped delay line (Finite Impulse Response filter) with a tap spacing of Ts seconds. Control of the equalizer is based on the classical LMS (Least Mean Square) algorithm; that is to say, correlating the tap sequences with a suitable error sequence produces updates of the equalizer tap values. Classical LMS techniques normally apply to synchronous receivers wherein error and tap sequences have the same sampling rate and are phase synchronous. The asynchronous receiver described in the cited patent thus comprises at least two provisions in order that error and tap sequences have the same sampling rate and are phase synchronous. The latter condition implies that any latency in the error sequence should be matched by delaying the tap sequences accordingly. The aforementioned two provisions include an inverse sampling rate conversion (ISRC) for converting the synchronous error sequence at the data rate 1/T into an equivalent error sequence of sampling rate 1/Ts. The receiver, having an asynchronously placed LMS-based adaptive equalizer, has two control loops: a

timing recovery loop or PLL (Phase locked loop) and an equalizer's adaptation loop. Unless precautions are taken, the two loops can interfere with each other, which may lead to instability.

5 SUMMARY OF THE INVENTION

15

20

25

It is an object of the invention to provide an asynchronous receiver using an alternative adaptation topology that circumvents the disadvantage mentioned above. In accordance with the invention, a receiver as mentioned in the opening paragraph is provided, comprising:

- an adaptive equalizer (EQ) for delivering an equalized sequence (y_n) from said received sequence (r_n), said equalizer operating at the clock rate 1/Ts and being controlled via an equalizer's adaptation loop,
 - a sampling rate converter (SRC1) for converting said equalized sequence (y_n) into an equivalent input sequence (x_k) to be provided to an error generator (21) at the data rate 1/T via a timing recovery loop,
 - an error generator (21) for delivering, from said input sequence (x_k) , the data sequence (a_k) and an error sequence (e_k) to be used in both loops,
 - orthogonal control functionality means (40) for deriving a condition for the adaptive equalizer (EQ) to fulfill in order to decrease interference between said equalizer's adaptation loop and said timing recovery loop.

In this way, the interference is avoided between the two loops by deriving a condition the equalizer should obey in order to delete the interference between the two loops, which implies "orthogonal control functionality" and by combining the condition with the equalizer's adaptation loop. The equalizer shall adapt so that the condition is always true. With the orthogonal control functionality means, the equalizer is adapted by the equalizer's adaptation controlling algorithm (based on Least Mean Square algorithm or LMS for

adaptation controlling algorithm (based on Least Mean Square algorithm or LMS for instance) such that the orthogonal control functionality condition is obeyed, resulting in an interference-free system.

30 BRIEF DESCRIPTION OF THE DRAWINGS

The invention and additional features, which may be optionally used to implement the invention, are apparent from and will be elucidated with reference to the drawings described hereinafter and wherein:

Fig. 1 is a functional block diagram illustrating a generic asynchronous receiver topology for use in digital transmission and recording systems,

Fig. 2 is a functional block diagram illustrating an example of an asynchronous LMS-based receiver topology.

Fig. 3 is a functional block diagram illustrating a further example of a receiver in accordance with an asynchronous LMS-based topology,

Fig. 4 is a functional block diagram illustrating a receiver topology in accordance with a first embodiment of the invention,

Fig. 5a and Fig.5b are graphs illustrating simulation results relating to the receivers of Figs. 3 and 4, respectively,

Fig. 6 is a graph illustrating linear interpolation in accordance with a second embodiment of the invention,

Fig. 7 is a functional block diagram illustrating a receiver topology in accordance with a second embodiment of the invention,

Fig. 8a and Fig. 8b are graphs illustrating simulation results relating to the receiver of Fig. 7,

Fig. 9 is a schematic block diagram illustrating a digital system in accordance with the invention.

20 DETAILED DESCRIPTION OF THE DRAWINGS

5

10

15

25

30

The following remarks relate to reference signs. Identical block labels in all Figures usually indicate the same functional entities. In the sequel, we will also adopt the convention that vectors are denoted by underlined symbols, and that the symbols k and n refer to sequences of sampling rates 1/T and 1/Ts, respectively. For example, according to this convention the notation a_k refers to a scalar sequence of sampling rate 1/T, and the notation \underline{S}_n refers to a vector sequence of sampling rate 1/Ts. The length of a vector will be denoted by the symbol N with a subscript indicating the symbol used for the vector. Accordingly, for example, the length of the vector \underline{S}_n is denoted N_s .

Fig. 1 illustrates a generic topology of an asynchronous base-band receiver for digital transmission and recording systems. The receiver generates a data sequence a_k at a data rate 1/T from a received signal r(t). The received signal r(t) is applied to an analog low pass filter LPF whose main function is to suppress out-of-band noise. An analog-to-digital converter ADC, which operates at a crystal-controlled free-running sampling rate 1/Ts, asynchronous to the data rate 1/T, which is high enough to prevent aliasing, digitizes the LPF

output. The ADC output is applied to an equalizer EQ which serves to condition inter-symbol interference and noise. The equalizer operates at the sampling rate 1/Ts, i.e. asynchronously to the data rate 1/T. A sampling-rate converter SRC produces an equivalent synchronous output which serves as the input of a bit detector DET for delivering the data sequence a_k . The SRC forms part of a timing-recovery loop (TRL), which is not depicted explicitly in Fig. 1. Asynchronous and synchronous clock domains are indicated in Fig.1 with the symbols 1/Ts and 1/T, respectively.

5

10

15

20

25

30

To cope with variations of the system parameters, the equalizer EQ often needs to be adaptive. To this end, error information is extracted from the bit detector DET by an error formation circuit EFC and is used to control (update) the equalizer taps via a control module CTL. This forms an equalizer's adaptation loop (EAL). Error formation occurs in the synchronous (1/T) clock domain, while control necessarily occurs in the asynchronous (1/Ts) domain. In between, an inverse sampling-rate converter ISRC is required. In practice, the equalizer is often a tapped delay line (Finite Impulse Response filter) with a tap spacing of Ts seconds.

Existing asynchronous adaptation techniques are based on LMS (Least Mean Square) algorithms. With LMS, cross-correlating the tap sequences with a suitable error sequence derives updated information for the equalizer taps. For this to work, the tap and error signals need to be synchronous both in sampling rate and in phase. The first condition is met via the ISRC. The second one requires that the total latency of SRC, bit-detector, error formation circuit, and ISRC is matched by delaying the tap signals accordingly, prior to cross-correlation. Both ISRC and delay matching add to the complexity of the solution. Delay matching, moreover, may not be accurate because of the time-varying nature of the latency of SRC and ISRC. As a result, adaptation performance may degrade.

Fig. 2 shows an example of a receiver comprising an adaptation topology that overcomes the disadvantages mentioned before. Only a portion of the data receiver is shown in Fig. 2, namely the portion relevant to digital equalizer adaptation. In particular, the timing-recovery subsystem of the receiver, which controls the sampling-rate converter SRC and the temporal interpolation means TI, is not shown. The receiver comprises an adaptive equalizer EQ, a pair of sampling-rate converters SRC1 and SRC2, and a detector DET to produce a data sequence a_k from a received input sequence r_n . The detector DET is part of an error generator 21 which generates an error sequence e_k to be used in the equalizer's control loop from the bit decisions generated by the bit detector. Adaptation of the equalizer is based on LMS techniques as described, for example, in J.W.M. Bergmans: "Digital Baseband

Transmission and Recording", published by Kluwer Academic Publishers, Boston, 1996, denoted [ref.]. Central to these techniques is that tap update information is produced by correlating the tap signals (received sequence r_n) with the error signals. Error and tap signals should have the same sampling rate, and should moreover be phase synchronous; any latency in the error signal should be matched by delaying the tap signals accordingly.

5

10

15

20

25

30

In Fig. 2, r_n denotes the sequence obtained by periodic sampling of, for example, an analog replay signal from a recording channel. Sampling is performed at a freerunning clock rate 1/Ts which is generally not equal to the data rate 1/T. The sequence r_n is passed through an equalizer EQ having Ts-spaced taps wn for producing an equalized sequence y_n at its output. Preferably, the equalizer EQ is an FIR (Finite Impulse Response) transversal filter, but it may be any equalizer that contains a linear combiner. The purpose of the equalizer is to shape the response of the (for example recording) channel to a prescribed target response and to condition the noise spectrum. The equalizer EQ is followed by a sample rate converter SRC which transforms the Ts-spaced equalized sequence y_n into an equivalent T-spaced sequence x_k to be provided at the input of an error generator 21 comprising a bit detector DET. The T-spaced input sequence x_k is ideally synchronous to the data rate 1/T of the channel data sequence ak. Actually, the bit detector DET produces estimates â_k of the channel bits a_k. Assuming that the bit detector produces correct decisions, the data sequence a_k and its estimate \hat{a}_k are identical. Therefore, the outputs of the bit detector are denoted ak in all Figures. Occasional bit errors do not significantly affect the performance of the system. Alternatively, at the beginning of transmission, a predetermined data sequence (often referred to as preamble) may precede the actual data in order for initial adaptation to be based on a replica of this predetermined data sequence, which may be synthesized locally in the data receiver without any bit errors. It is common practice to perform the initial stage of adaptation in this so-called 'data-aided' mode of operation, and to switch to the 'decisiondirected' mode of operation as depicted in Fig. 2 once adaptation loops have converged. Though not depicted explicitly in Fig. 2, it is to be understood that the present description also pertains to this 'data-aided' mode of operation.

The remaining part of Fig. 2 illustrates the mechanism of the control loop for adaptively updating the equalizer tap coefficient vector sequence W_n using LMS techniques. All digital operations involved in the control loop can be realized, for example, by a microprocessor carrying out a suitable computer program. The double-line arrows between blocks indicate vector signals transfers while single arrows indicate scalar signals. Therefore, the control loop (equalizer's adaptation) comprises:

- a second sampling rate converter SRC2 for converting a delayed version of the received sequence r_n into an intermediate control sequence I_k at the data rate 1/T, this second SRC, denoted SRC2, being preferably the same as the first SRC1,
- control information production means 22 for deriving a synchronous control vector sequence \underline{Z}_k at the data rate 1/T, from the error sequence e_k and the intermediate control sequence e_k , and
- temporal interpolation means TI for deriving the control vector sequence \underline{S}_n from said synchronous control vector sequence \underline{Z}_k .

In Fig. 2, the control vector sequence \underline{S}_n directly controls the equalizer, i.e. the equalizer tap vector sequence \underline{W}_n simply coincides with \underline{S}_n . The synchronous control vector sequence \underline{Z}_k produced by the control information production means is formed by a bank of Nz integrators 22, whose input is derived from a cross product 24 $e_k \cdot \underline{I}_k$, where \underline{I}_k is an intermediate vector sequence consisting of Ni intermediate sequences. All the vector lengths are equal. Therefore, Nz = Ni = 2M+1, the number 2M+1 being the number of taps w_n in the equalizer EQ. This intermediate vector sequence \underline{I}_k is derived from the received sequence r_n . A predefined delay τ is applied to the received sequence r_n . The delayed version of the received sequence r_n is provided to a sampling rate converter SRC2 to form an intermediate sequence r_n is provided to a sampling a serial to parallel conversion to form the intermediate vector sequence \underline{I}_k from the intermediate sequence r_n .

The input of the equalizer is thus converted to the data rate domain after it has been delayed with a predefined delay. The predefined delay does not vary with time and is well known. It is equal to the amount of delay from the input of the equalizer to the output. Once both signals, i.e. the signals at the output of each sampling rate converter, are in the data rate domain, the equalizer coefficient updates can be easily computed. The adaptation scheme will be detailed below.

The variables at the output of the integrators 22, denoted z_k^j , obey the following equation:

$$z_{k+1}^{j} = z_{k}^{j} + \mu \Delta_{k}^{j},$$
 j:-M,...,M (1)

where:

5

10

15

20

25

30

- z_k^j is the output of the j-th integrator at instant k,
 - μ is a small scaling factor (often referred to as step size) which determines closed-loop time constants,
 - Δ_k^j is a tap-error estimate at iteration k, and
 - 2M+1 is the number of taps of the equalizer.

According to the LMS scheme, the estimate Δ_k^j is given by :

$$\Delta_{k}^{j} = e_{k} \cdot i_{k-j}, \qquad j:-M,...,M$$
 (2)

where:

5

10

15

20

25

30

- e_k is the error between the SRC output and a (delayed version of) the desired detector input $d_k = (a * g)_k$, with:

gk the target response (of a filter G) for the equalizer adaptation

- i_{k-j} is a delayed version of the received sequence r_n converted into the data rate 1/T.

For the sake of completeness it is mentioned that equation (2) and Fig. 2 describe only one of the various possible manners to derive tap-error estimates Δ_k^j from the error sequence e_k and the input sequence r_n . For example, both of the two sequences e_k and r_n may be strongly quantized so as to simplify implementation, and the multiplication in (2) may be replaced by a selective-update mechanism.

Fig.2 shows that the synchronous control vector sequence \underline{Z}_k at the output of the integrators is updated every T seconds (synchronous domain), while the equalizer coefficient vector \underline{W}_n needs to be updated every Ts seconds, since the equalizer operates in the asynchronous domain. The necessary time-base conversion is performed through the temporal interpolation means TI for deriving an asynchronous control vector sequence \underline{S}_n at the sampling rate 1/Ts from the synchronous control vector sequence \underline{Z}_k at the output of the bank of integrators. Since tap values change only slowly with respect to both sampling rates, the temporal interpolation can be done in the simplest conceivable manner, for example, via a bank of latches performing zeroth-order interpolation. When T_s deviates too much from T, an additional issue is raised, which requires an additional functionality, called spatial interpolation. The additional functionality is described with reference to Fig. 3.

The equalizer has a tap spacing of Ts seconds, i.e. it acts to delay the input sequence in steps of Ts seconds to obtain the successive tap signals, which are then combined linearly with weights w_n^j , j:-M,...,M, that are defined by the coefficient vector sequence \underline{W}_n . The control vector sequence \underline{S}_n at the output of the bank of integrators, however, pertains to a T-spaced equalizer, i.e. successive components s^j , j:-M,...,M, of \underline{S}_n are meant in principle as weighting factors for an equalizer with tap spacing T. The discrepancy between this nominal tap spacing of T seconds and the actual tap spacing of Ts seconds results in a degradation of adaptation performance, both in terms of the steady-state solution at which the equalizer settles and in terms of a degradation of loop efficiency. As a result, the topology of Fig. 2 is mainly suitable for near-synchronous applications, for example, applications in

5

10

15

20

25

30

which 1/Ts and 1/T are close to each other, and preferably differ by less than approximately 20 s⁻¹. This condition is met in many practical systems, for example, in most channel ICs (Integrated Circuits) for hard disk drivers (optical storage).

PCT/IB03/01605

In order to be able to use the invention within a larger range of applications, an improvement of the scheme described in Fig.2 is proposed in Fig.3. According to this improvement, the control loop further comprises spatial conversion means for deriving the equalizer coefficient vector sequence \underline{W}_n from the asynchronous control vector sequence S_n at the output of the temporal interpolation means. As a result, an initially T-spaced sequence generated within the control loop is converted into an equivalent Ts-spaced sequence for controlling the equalizer coefficient vector W_n. In Fig.3, these spatial conversion means are indicated with the symbol SI. Since the update variables s_n^j describe the coefficients of a Tspaced equalizer, it is indeed necessary to convert this T-spaced information into Ts-spaced information. This necessitates interpolation on the coefficients sⁱ, which is performed by the Spatial Interpolator block SI. Conceptually, the update variables sⁱ are T-spaced samples of an underlying time-continuous equalizer filter whose impulse response is denoted w(t), i.e. s^j = w(jT), j:-M,...,M. Assuming that w(t) were available, we would have to resample it at positions $t_i = i \times Ts$, for i: -M,...,M, in order to generate the necessary equalizer coefficients $w^i = w(i \times Ts)$. The variable t here does not indicate time but position, and assumes continuous values from a certain interval (the span of the filter). In the same sense, i is a position index that is independent of time, i.e. t_i is fully determined by i and does not change over time. However, since only T-spaced samples of w(t), namely s^j, are available, interpolation of these samples must be used to produce the Ts-spaced variables wi.

One of the simplest forms of interpolation is linear interpolation, which is attractive from a computational point of view, but other forms of interpolation may be considered such as, for example, nearest-neighbor interpolation, which is even simpler. The re-sampling positions $t_i=i\times T_s$ can be equivalently written as $t_i=(m_i+c_i)T$, where $0\le c_i<1$, and

$$m_i = \left[i \frac{T_s}{T} \right], \qquad c_i = i \frac{T_s}{T} - m_i. \tag{3}$$

As c_i varies between 0 and 1, t_i varies between m_iT and $(m_i+1)T$, and w(t) varies between $w(m_iT)=s^m_i$ and $w((m_i+1)T)=s^{m+1}$. According to one method of linear interpolation, the value of w(t) at position t_i is then calculated as:

$$w^{i} = w(t_{i}) = (1 - c_{i}) \times s^{m_{i}} + c_{i} \times s^{m_{i}+1}$$
(4)

With the aid of (4), the spatial interpolator SI of Fig.3 converts the T-spaced taps s^i at the output of the latch to Ts-spaced tap settings w^i representing the equalizer taps. In order to perform this conversion it is necessary to know, or estimate, the ratio Ts/T of the channel bit rate to the sampling rate as indicated in equation (3). However, an estimate of this ratio is already available within the sampling rate converter SRC1 of Fig.3. The SRC resamples the Ts-spaced sequence y_n at instants $t_k = kT$, which can be re-written as $t_k = (m_k + \mu_k)Ts$.

5

10

15

20

25

30

In the presence of phase errors, the difference between successive sampling instants varies from the nominal value of T according to t_k - t_{k-1} =T+ τ_k T, where τ_k is a phase error in the reconstructed T-spaced clock. Then we arrive at the following equation:

$$(m_k - m_{k-1}) + (\mu_k - \mu_{k-1}) = \frac{T}{T_s} + \tau_k \frac{T}{T_s}$$
 (5)

The timing-recovery loop that controls the SRC1 acts to force the average of the phase error to zero. Therefore, the average of the quantity on the left-hand side of (5) will settle on the actual value of T/Ts, or the inverse of the ratio that is needed for linear interpolation.

For the adaptive equalizer of Fig. 3 solutions are needed in order to realize "orthogonal" control functionality of the timing recovery loop or PLL and the equalizer's adaptation loop. Time-shifts in the impulse response of the FIR filter (Finite Impulse Response filter) of the equalizer (EQ), which occur as offsets in the "group delay" are fully compensated by the timing recovery loop. The "group delay" indicates the derivative of the phase characteristic of the filter. As a result the error e_k is independent of the offset in the group delay, which may lead to divergence. In order to avoid interference between the timing recovery and the equalizer's adaptation loop, the impulse response of the adaptive equalizer must not contain a linear phase term in frequency v, which is called an orthogonal functionality condition. In fact, the PLL should be solely responsible for the correction of linear phase term distortions and the adaptive equalizer for all higher-order phase distortions, for example, in optical storage systems, like v^2 for a defocus term, v^3 for a tilt or coma term, v^4 for a residual spherical aberration term due to low-frequency variations in the cover layer thickness, for example.

The novel LMS-based asynchronous equalizer with orthogonal control functionality extension adapts the equalizer in accordance with the equalizer's control algorithm, for example, of the LMS type, provided that the condition defined above is fulfilled in every adaptation step. A receiver in accordance with a first embodiment of the

invention is illustrated in Fig. 4. In the topology of Fig.4, we assume that Ts is almost equal to T. Same functional entities as in Figs. 2 and 3 are indicated by same letter references. The new receiver comprises orthogonal control functionality means to derive a condition the equalizer should obey in order to decrease interference between the two loops. The equalizer shall adapt so that the condition is always true.

The derivation orthogonal functionality condition is explained below. Let us denote the transfer function of the FIR filter w_k by W(v):

$$W(v) = \sum_{k} w_k \exp\{2\pi i v k\} \qquad (-0.5 \le v \le 0.5)$$
$$= A(v) \exp\{i \varphi(v)\}$$

The phase $\varphi(v)$ must not contain terms linear in v, the group delay offset must be constrained:

$$\frac{d\varphi(v)}{dv}\bigg|_{v=0}=0$$

Further, we know that, since the equalizer coefficients w_k are real, we have for $A(\nu)$:

15 A(-v) = A(v)

And thus also that

 $\frac{\mathrm{d}A(v)}{\mathrm{d}v} = 0$

5

10

20

Since

$$\frac{dW(v)}{dv} = \frac{dA(v)}{dv} \exp\{i\phi(v)\} + i\frac{d\phi(v)}{dv}W(v)$$

Combining the equations results in:

$$\frac{dW(v)}{dv}\Big|_{v=0} = 0$$

Which is equivalent to:

$$\sum_{\mathbf{k}} \mathbf{k} \, \mathbf{w}_{\mathbf{k}} = 0$$

A filter that leaves linear phase terms untouched should have taps w_k obeying this constraint. To prevent the interference between the equalizer adaptation loop and the timing recovery, the objective of the filter adaptation algorithm must be altered to minimize the mean square error power J, where E[x] indicates the expectation value of the statistical variable x:

$$J(k) = E[e_k^2]$$

(Basic Least Mean Square (LMS) algorithm)

subject to the additional condition:

$$\sum_{k} k w_{k} = 0$$

This results in a new cost function (the criterion, which is to be minimized by the adaptation

5 is called the cost function), where $\tilde{J}(k)$ means:

$$\widetilde{J}(k) = J(k) + \lambda \cdot (\sum_{k} k w_k)$$

where λ is a Lagrange multiplier. This multiplier must be chosen such that $\tilde{J}(k)$ is minimized as a function of the filter taps w_p :

$$\widetilde{\nabla}_{p}(k) = \frac{\partial \widetilde{J}(k)}{\partial w_{p}} = 0 \quad \forall p$$

10 or

15

$$\widetilde{\nabla}_{p}(k) = \lambda \cdot p + 2 \cdot E \left[\left(\sum_{j} X_{k-j} W_{j} - \sum_{j} g_{k-j} \hat{a}_{j} \right) \cdot X_{k-p} \right] = 0 \qquad \forall p$$

To determine λ , the energy in $\sum_{k} \widetilde{\nabla}_{\mu}(k)^{k}$ must be minimized:

$$\frac{\partial}{\partial \lambda} \left(\sum_{p} \widetilde{\nabla}_{p} (k)^{2} \right) = \sum_{p} p \cdot \widetilde{\nabla}_{p} (k) = 0$$

Resulting in:

$$\lambda = \frac{-2 \cdot E \left[\left(\sum_{j} x_{k-j} w_{j} - \sum_{j} g_{k-j} \hat{a}_{j} \right) \cdot \sum_{n} n x_{k-n} \right]}{\sum_{n} n^{2}} = \frac{-2 \cdot E \left[e_{k} \cdot \sum_{n} n x_{k-n} \right]}{\sum_{n} n^{2}}$$

where âk stands for the decisions on ak.

The equalizer adaptation loop must now solve the equation:

$$\underline{\widetilde{\mathbf{y}}}(\mathbf{k}) = \frac{\partial \, \widetilde{\mathbf{J}}(\mathbf{k})}{\partial \, \overline{\mathbf{w}}(\mathbf{k})} = \left(\frac{\partial \, \widetilde{\mathbf{J}}(\mathbf{k})}{\partial \, \mathbf{w}_{.\kappa}(\mathbf{k})}, \, \dots \, , \frac{\partial \, \widetilde{\mathbf{J}}(\mathbf{k})}{\partial \, \mathbf{w}_{\kappa}(\mathbf{k})}\right) \to 0$$

20 Iteratively, by using the steepest-descent method:

$$w_p(k+1) = w_p(k) - \mu \widetilde{\nabla}_p(k)$$

resulting in:

$$\begin{split} \widetilde{\nabla}_{p}(k) &= \frac{\partial \widetilde{J}(k)}{\partial w_{p}(k)} = E \left[2 \cdot e_{k} \cdot \frac{\partial e_{k}}{\partial w_{p}(k)} \right] + \frac{-2 \cdot p \cdot E \left[e_{k} \cdot \sum_{n} n \, x_{k-n} \right]}{\sum_{n} n^{2}} \\ &= 2 \cdot E \left[e_{k} \cdot x_{k-p} \right] + \frac{-2 \cdot p \cdot E \left[e_{k} \cdot \sum_{n} n \, x_{k-n} \right]}{\sum_{n} n^{2}} \end{split}$$

From the practical point of view the steepest descent update mentioned above is not computable: the expectation instruction requires an average computation over a very long period. Therefore, the gradient is replaced by an instantaneous gradient, which gives:

$$w_{p}(k+1) = w_{p}(k) - 2 \cdot \mu \cdot e_{k} \cdot x_{k-p} + 2 \cdot \mu \cdot p \cdot e_{k} \cdot \frac{\sum_{n} n x_{k-n}}{\sum_{n} n^{2}}$$

This altered LMS algorithm will minimize the average mean square error power. Instead of the power, one may seek to minimize the average absolute value of the error:

$$\begin{split} \widetilde{\nabla}_{p}(k) &= \frac{\partial \widetilde{J}_{||}(k)}{\partial w_{p}(k)} = E \left[2 \cdot sign(e_{k}) \cdot \frac{\partial e_{k}}{\partial w_{p}(k)} \right] + \frac{-2 \cdot p \cdot E \left[sign(e_{k}) \cdot \sum_{n} n \ x_{k-n} \right]}{\sum_{n} n^{2}} \\ &= 2 \cdot E \left[sign(e_{k}) \cdot x_{k-p} \right] + \frac{-2 \cdot p \cdot E \left[sign(e_{k}) \cdot \sum_{n} n \ x_{k-n} \right]}{\sum_{n} n^{2}} \end{split}$$

10 leading to a new sign-algorithm:

5

$$w_{p}(k+1) = w_{p}(k) - 2 \cdot \mu \cdot sign(e_{k}) \cdot x_{k-p} + 2 \cdot \mu \cdot p \cdot sign(e_{k}) \cdot \frac{\sum_{n} n \cdot x_{k-n}}{\sum_{n} n^{2}}$$

The multiplication by sign(e_k) involves only sign reversals and is thus significantly simpler. As a sanity check, the condition for the orthogonal control functionality of the timing recovery and the equalizer adaptation loop shall be evaluated:

$$\sum_{k} k w_{k} = 0$$

for the algorithm:

$$w_{p}(k+1) = w_{p}(k) - 2 \cdot \mu \cdot e_{k} \cdot x_{k-p} + 2 \cdot \mu \cdot p \cdot e_{k} \cdot \frac{\sum_{n} n x_{k-n}}{\sum_{n} n^{2}}$$

The increment does obey the condition:

$$\sum_{p} p \cdot \left(-2 \cdot \mu \cdot e_{k} \cdot x_{k-p} + 2 \cdot \mu \cdot p \cdot e_{k} \cdot \frac{\sum_{n} n \cdot x_{k-n}}{\sum_{n} n^{2}} \right) = 2 \cdot \mu \cdot e_{k} \cdot \left(\sum_{p} p \cdot x_{k-p} - \sum_{p} p^{2} \cdot \frac{\sum_{n} n \cdot x_{k-n}}{\sum_{n} n^{2}} \right) = 0$$

The same check can be done for the sign-algorithm, leading to a similar result.

5

10

15

20

25

30

Fig. 5 illustrates simulation results showing the gradient of the equalizer coefficients versus time. Fig. 5a shows results obtained with the topology of Fig. 3 and Fig. 5b with the topology of Fig. 4, including the orthogonal control functionality. A comparison between the two Figures shows the importance of the orthogonal control functionality implemented in Fig. 4. In these simulations, a 5-tap adaptive equalizer has been used, and the Ts domain is 2% deviated with respect to the data rate domain. Figs. 5a and 5b illustrate the gradients of the 5 filter taps. In Fig. 5a the compensation for orthogonal functionality is absent, causing the taps to diverge. On the other hand in Fig. 5b the topology of Fig. 4 was employed, causing the equalizer taps to converge.

Now another issue is addressed in the topology of Fig.6 relating to a second embodiment of the invention, which applies even when Ts is completely different from T. The filter updates are produced in the data rate domain and are meant for a T-spaced equalizer. However, this filter is Ts-spaced. This topology is thus primarily useful for near-synchronous applications, where Ts differs not too much from T.

Conceptually the calculated T-spaced filter updates need to be converted into the Ts-domain, necessitating an interpolation. Fig.3 and its related description give details on the spatial interpolator, denoted SI. This interpolator performs a linear interpolation, which is very attractive from a computational point of view.

The re-sampling positions $t_i = iT_*$ can be written as $t_i = (m_i + c_i)T$, where $0 \le c_i < 1$ and

$$m_i = floor \left(i \frac{T_s}{T}\right)$$
 $c_i = i \frac{T_s}{T} - m_i$

As c_i varies between 0 and 1, t_i varies between m_iT and $(m_i+1)T$, and w varies between $w(m_iT)$ and $w((m_i+1)T)$.

According to the linear interpolation as shown in Fig. 6, we get:

$$W(iT_s) = (1-c_i) \cdot w(m_iT)+c_i \cdot w((m_i+1)T)$$

Starting from the basic LMS algorithm:

$$W_{mi}(k+1) = W_{mi}(k) - 2 \cdot \mu \cdot sign(e_k) \cdot x_{k-mi}$$

Applying the spatial interpolator:

$$\widetilde{\mathbf{w}}_{i}(k+1) = (1-c_{i}) \cdot \mathbf{w}_{mi}(k+1) + c_{i} \cdot \mathbf{w}_{mi+1}(k+1)$$

Leads to:

$$\widetilde{\mathbf{w}}_{i}(\mathbf{k}+1) = (1-\mathbf{c}_{i}) \cdot (\mathbf{w}_{mi}(\mathbf{k}) - 2 \cdot \mu \cdot \operatorname{sign}(\mathbf{e}_{k}) \cdot \mathbf{x}_{k-mi}) + \mathbf{c}_{i} \cdot (\mathbf{w}_{mid}(\mathbf{k}) - 2 \cdot \mu \cdot \operatorname{sign}(\mathbf{e}_{k}) \cdot \mathbf{x}_{k-mi-1})$$

PCT/IB03/01605

$$=\widetilde{w}_{i}(k)-2\cdot\mu\cdot\operatorname{sign}(e_{k})\cdot\left[\left(1-c_{i}\right)\cdot x_{k-m_{i}}+c_{i}\cdot x_{k-m_{i}-1}\right]=\widetilde{w}_{i}(k)-2\cdot\mu\cdot\operatorname{sign}(e_{k})\cdot\widetilde{x}_{k,i}$$

Time shifts in the impulse response of this new FIR are fully compensated by the timing recovery. As a result the error e_k is independent of the offset in the group delay, which may lead to divergence. In order to have orthogonal control functionality of the timing recovery and the equalizer's adaptation loop, one has to include the results derived in the previous description in relation to Fig. 4.

10 This results in the topology of Fig. 7.

15

$$\widetilde{w}_{i}(k+1) = \widetilde{w}_{i}(k) - 2 \cdot \mu \cdot sign(e_{k}) \cdot \left[(1-c_{i}) \cdot x_{k-m_{i}} + c_{i} \cdot x_{k-m_{i}-1} \right] + 2 \cdot \mu \cdot sign(e_{k}) \cdot i \cdot \frac{\sum_{\alpha} n \left[(1-c_{\alpha}) \cdot x_{k-m_{\alpha}} + c_{\alpha} \cdot x_{k-m_{\alpha}-1} \right]}{\sum_{\alpha} n^{2}}$$

If the spatial interpolator were to be applied to the 'upgraded' version of LMS algorithm, which has the extra term for orthogonal functionality, the equalizer's adaptation loop would still have stability problems. The asynchronous FIR filter would not obey the condition:

$$\sum_{k} k \, \widetilde{w}_{k} = 0 .$$

This would be due to the fact that the spatial interpolator does not preserve this property when there are at least 5 equalizer taps. One can intuit this easily, for example, for a 5-tap filter one has:

$$\widetilde{w}_{-2} = \frac{w_{-2} + w_{-1}}{2}$$

$$\widetilde{w}_{-1} = \frac{w_0}{4} + \frac{3 \cdot w_{-1}}{4}$$
20 $\widetilde{w}_0 = w_0$ and $\sum_k k w_k = 0$

$$\widetilde{w}_1 = \frac{w_0}{4} + \frac{3 \cdot w_1}{4}$$

$$\widetilde{w}_2 = \frac{w_2 + w_1}{2}$$

$$\sum_k k \widetilde{w}_k = -w_{-2} - \frac{5 \cdot w_{-1}}{4} + \frac{5 \cdot w_1}{4} + w_2 \neq 0$$

In order to have an idea of the necessity of the spatial interpolator, DVR simulations are done with ideal signals. In the DVR optical receiver the relation T/Ts amounts to 4/3, leading to an adaptive equalizer with 3/4 T spacing.

Fig. 8 illustrates simulation results showing the evolution of the FIR coefficients versus time. Fig. 8a shows results obtained with the topology of Fig. 7. In Fig. 8b the spatial interpolator is absent: the T spaced tap updates are connected to the ¾T-spaced equalizer without any conversion. This causes the taps to diverge. In Fig. 8a, on the other hand, the topology of Fig. 7 was employed, which causes the equalizer to converge.

5

10

15

20

25

30

Fig.9 shows an example of a system in accordance with the invention comprising a receiver as shown in Figs. 2, 3, 4 and 7. The system may be, for example, a digital recording system. It comprises a recorder 41 for recording a digital sequence 93 on a recording support 92 and a receiver 94 for reading the recorded sequence 95 from said recording support. The recording support 92 may be, for example, an optical disk.

An interference-free least mean square based asynchronous equalization topology has been described for preventing interference between the timing recovery loop and the equalizer's adaptation loop. Since time-shifts in the impulse response of the FIR filter, which occur as offsets in the group delay, are fully compensated by the timing recovery, the error e_k , which drives the filter's adaptation loop, would be independent on the offset in the groupdelay, which may lead to divergence.

It has been described how the interference between the adaptation loops in an asynchronous LMS based equalizer can be avoided. First a condition is derived which provides the asynchronous adaptive equalizer with orthogonal control functionality. Subsequently this constraint is incorporated in the least mean square criterion employing a Lagrange multiplier. This leads to a topology that has cancelled out the interference between the adaptation loops. Finally, this new structure is extended with a spatial interpolator in order to have more flexibility regarding the T/Ts ratio.

Although the invention was described above by way of example with reference to a particular LMS-based asynchronous receiver topology illustrated in Fig. 4 and Fig. 7, this does not limit the scope of the invention. The basic principle of the invention, called the "orthogonal control functionality", is also applicable to any LMS-based asynchronous receiver topology having a timing recovery loop and an adaptive equalizer's adaptation loop. The basic principle of the invention is the solution for avoiding interference between the timing recovery loop and the equalizer's adaptation loop, where the equalizer is placed in the asynchronous domain. This solution, described with reference to Fig.4 and Fig.7, is in this case calculated for the LMS-based control but may in fact also be calculated for a zero forcing control. The solution consists of altering the adaptation algorithm such that the condition for interference-free working of the system is fulfilled.

WO 03/092201 PCT/IB03/01605

The drawings and their description hereinbefore illustrate rather than limit the invention. It will be evident that there are numerous alternatives which fall within the scope of the appended claims. In this respect, the following closing remarks are made.

5 There are numerous ways of implementing functions by means of items of hardware or software, or both. In this respect, the drawings are very diagrammatic, each representing only one possible embodiment of the invention. Thus, although a drawing shows different functions as different blocks, this by no means excludes either that a single item of hardware or software carries out several functions, or that a function can be carried out by an assembly of items of hardware or software, or both.

CLAIMS:

- 1. A receiver for delivering a data sequence (a_k) at a data rate 1/T from a received sequence (r_n) sampled at a clock rate 1/Ts, asynchronous to the data rate 1/T, the receiver comprising:
- an adaptive equalizer (EQ) for delivering an equalized sequence (y_n) from said received sequence (r_n), said equalizer operating at the clock rate 1/Ts and being controlled via an equalizer's adaptation loop,
 - a sampling rate converter (SRC1) for converting said equalized sequence (y_n) into an equivalent input sequence (x_k) to be provided to an error generator (21) at the data rate 1/T via a timing recovery loop,
- 10 an error generator (21) for delivering, from said input sequence (x_k) , the data sequence (a_k) and an error sequence (e_k) to be used in both loops,
 - orthogonal control functionality means (40) for deriving a condition for the adaptive equalizer (EQ) to fulfill in order to decrease interference between said equalizer's adaptation loop and said timing recovery loop.

15

5

2. A receiver as claimed in claim 1, wherein the control loop further comprises spatial conversion means (SI) for converting a given initially T-spaced sequence generated within the control loop into an equivalent Ts-spaced sequence for controlling said equalizer coefficient vector (\underline{W}_n) .

20

- 3. A receiver as claimed in claim 2, wherein said spatial conversion means (SI) are arranged to perform a linear interpolation.
- 4. A receiver as claimed in claim 2, wherein said spatial conversion means (SI)
 25 are arranged to perform a nearest-neighbor interpolation.
 - 5. A digital system comprising a transmitter for transmitting a digital sequence via a channel support and a receiver for extracting said digital sequence from said channel support, wherein said receiver is a receiver as claimed in anyone of the claims 1 to 4.

- 6. In a receiver comprising an adaptive equalizer, an equalizer adaptation method of receiving a sequence (r_n) , sampled at a clock rate 1/Ts, and of delivering a data sequence (a_k) at a data rate 1/T, the method comprising the following steps:
- an adaptive equalizing step of delivering an equalized sequence (y_n) from the received sequence (r_n) using an equalizer coefficient vector (\underline{W}_n) in a control loop,
 - a first sampling rate converting step (SRC1) of converting said equalized sequence (y_n) into an equivalent input sequence (x_k) to be processed through an error generating step (21) at the data rate 1/T within a timing recovery loop,
- an error generating step (21) of generating, from said input sequence (x_k), the data sequence (a_k) and an error sequence (e_k) at the data rate 1/T to be used in both loops,
 - a step of generating a control vector sequence (\underline{S}_n) from the error sequence (e_k) and the received sequence (r_n) , for controlling said equalizer coefficient vector (\underline{W}_n) ,
 - an orthogonal control step (40) for deriving a condition for the adaptive equalizer to fulfill in order to decrease interference between said control loop and the timing recovery loop.

15

20

- 7. A computer program product for a receiver computing a set of instructions which when loaded into the receiver, causes the receiver to carry out the method as claimed in claim 6.
- 8. A signal for carrying a computer program, the computer program being arranged to carry out the method as claimed in claim 6.




FIG.1




FIG.2

WO 03/092201 PCT/IB03/01605




FIG.3





FIG.4

WO 03/092201 PCT/IB03/01605






FIG.7






FIG.8a




FIG.8b




FIG.9

(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 6 November 2003 (06.11.2003)

PCT

(10) International Publication Number WO 2003/092201 A3

(51) International Patent Classification7: 20/10

G11B 20/14,

(21) International Application Number:

PCT/IB2003/001605

(22) International Filing Date: 15 April 2003 (15.04.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

02291027.7

23 April 2002 (23.04.2002) EP

- (71) Applicant (for all designated States except US): KONIN-KLLJKE PHILIPS ELECTRONICS N.V. [NL/NL]: Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): MODRIE, David [BE/FR]; 156, boulevard Haussmann, F-75008 Paris (FR). COENE, Willem [BE/FR]; 156, boulevard Haussmann, F-75008 Paris (FR).


- OUDHEUSDEN-PERSET, Laure; Société (74) Agent: Civile SPID, 156, boulevard Haussmann, F-75008 Paris (FR).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

[Continued on next page]

(54) Title: INTERFERENCE-FREE LMS-BASED ADAPTIVE ASYNCHRONOUS RECEIVER



(57) Abstract: The invention relates to an interference-free LMS-based asynchronous receiver for digital transmission and recording systems. The receiver, having an asynchronously placed LMS-based adaptive equalizer, has 2 control loops: a timing recovery loop (by means of, for instance a PLL (Phase locked loop) and an equalizer's adaptation loop. Interference between the two loops is avoided by deriving a condition the equalizer should fulfill to avoid the interference between the two loops, which implies "orthogonal control functionality" and by combining the condition with the equalizer's adaptation loop. The equalizer shall adapt so that the condition is always true.



WO 2003/092201 A3



 before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(88) Date of publication of the international search report: 8 January 2004

INTERNATIONAL SEARCH REPORT

Internati upplication No PCT/IB 03/01605

A. CLASSIF IPC 7	FICATION OF SUBJECT MATTER (G11B20/14 G11B20/10				
According to	International Patent Classification (IPC) or to both national classific	ation and iPC			
B. FIELDS					
	cumentation searched (classification system followed by classificating $G11B$	ion symbols)			
Documentati	ion searched other than minimum documentation to the extent that	such documents are included in the fields se	earched		
	ata base consulted during the International search (name of data ba	ase and, where practical, search terms used)		
EPO-Int	ternal				
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT				
Category °	Citation of document, with indication, where appropriate, of the re	levant passages	Relevant to claim No.		
X	EP 0 805 448 A (CIRRUS LOGIC INC) 5 November 1997 (1997-11-05) cited in the application page 12, line 58 - page 13, line 32		1-8		
A	R. HOWALT: "Building blocks"'On November 2000 (2000-11), XP00225 Retrieved from the Internet: <url:http: 0011build.htm="" 11="" www.commsdesign.com=""> 'retrieved on 2003-10-29! page 1 - page 7 page 2, line 1 - line 39</url:http:>	1-8			
		·			
Y Further documents are listed in the continuation of box C.					
"A" docum consid "E" earlier filing o "L" docum which citatio "O" docum other "P" docum later ti	ent which may throw doubts on priority claim(s) or is cited to establish the publication date of another on or other special reason (as specified) lent referring to an oral disclosure, use, exhibition or means lent published prior to the international filing date but than the priority date claimed	T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken atone Y' document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is contained with one or more other such documents, such combination being obvious to a person skilled in the art. &' document member of the same patent family			
l .	actual completion of the international search O October 2003	Date of mailing of the International se	earch report		
—	mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Van Staveren, M			

INTERNATIONAL SEARCH REPORT

Internati Application No
PCT/IB 03/01605

		PCT/IB 03/01605
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	'Online! 28 July 2001 (2001-07-28), pages 1-8, XP002259709 Retrieved from the Internet: <url:http: ch04(2).pdf="" classes="" ee153="" pdf_files="" spring02="" www.cse.ucsc.edu=""> 'retrieved on 2003-10-30! page 2</url:http:>	1-8
		·

INTERNATIONAL SEARCH REPORT

Information on patent family members

Internat Application No
PCT/IB 03/01605

<u>·</u>	date		member(s)	date
EP 0805448	A 05-11-1997	US EP JP US	5999355 A 0805448 A2 10092118 A 6208481 B1	07-12-1999 05-11-1997 10-04-1998 27-03-2001